



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/524,749	02/15/2005	Hiroyuki Yoshida	09792909-6113	6915
26263	7590	05/31/2006	EXAMINER	
SONNENSCHN NATH & ROSENTHAL LLP P.O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606-1080			KALAM, ABUL	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 05/31/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Election/Restrictions

Applicant's election without traverse of Group II, claims 4-5 and 7, in the reply filed on May 12, 2006 is acknowledged. Thereby claims 1-3 and 6 are withdrawn from further consideration for being drawn to a non-elected invention.

Claim Objections

1. Claim 5 is objected to because of an antecedent basis issue. The limitation "a method of manufacturing an insulated gate field effect transistor," in lines 1-2 of claim 5, should be amended to "The method of manufacturing..." in order to provide proper antecedent basis.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claim 4 is rejected under 35 U.S.C. 102(b) as being anticipated by Roche (US 6,630,719).

With respect to claim 4, Roche teaches a method of manufacturing an insulated gate field effect transistor (N1) having a gate electrode (2) on a substrate with a gate insulating film interposed between said substrate and said gate electrode (col. 2, lns.

Art Unit: 2814

60-67), and having a source region and a drain region (3 and 4) formed in said substrate on both sides of said gate electrode (col. 3, Ins. 1-2), said method comprising:

a step for forming in advance a first diffusion layer (11) of a first conduction type (p-type) in said substrate at a position deeper than a region where said source region and said drain region are formed in said substrate; and

a step for forming in advance a second diffusion layer (10) of the first conduction type having a higher concentration (P+) than said first diffusion layer (P-) and formed in said substrate at a position deeper than said first diffusion layer (fig. 1, col. 3, Ins. 31-41).

3. Claim 4 is rejected under 35 U.S.C. 102(b) as being anticipated by Taguchi et al. (US 5,220,190).

With respect to claim 4, Taguchi teaches a method of manufacturing an insulated gate field effect transistor (fig. 1, "N-channel MOSFET") having a gate electrode (50₃, fig. 4F) on a substrate with a gate insulating film (48) interposed between said substrate and said gate electrode, and having a source region and a drain region (58₃, fig. 4I) formed in said substrate on both sides of said gate electrode, said method comprising:

a step for forming in advance a first diffusion layer (24, fig. 4D) of a first conduction type (p-type) in said substrate at a position deeper than a region where said source region and said drain region are formed in said substrate; and

a step for forming in advance a second diffusion layer (40, fig. 4C) of the first conduction type having a higher concentration (P+) than said first diffusion layer (col. 7,

Art Unit: 2814

Ins. 28-39) and formed in said substrate at a position deeper than said first diffusion layer (figs. 4A-4J, col. 4, Ins. 38-67; col. 5, Ins. 1-67; col. 6, Ins. 1-67; col. 7, Ins. 1-27).

4. Claim 4 is rejected under 35 U.S.C. 102(b) as being anticipated by Watanabe et al. (US 6,023,293).

With respect to claim 4, Watanabe teaches a method of manufacturing an insulated gate field effect transistor (figs. 2, 16, and 17) having a gate electrode (22) on a substrate with a gate insulating film (27) interposed between said substrate and said gate electrode (col. 3, Ins. 55-58), and having a source region and a drain region (25 and 26) formed in said substrate on both sides of said gate electrode (col. 3, Ins. 58-64), said method comprising:

a step for forming in advance a first diffusion layer (21, fig. 2) of a first conduction type (p-type) in said substrate at a position deeper than a region where said source region and said drain region are formed in said substrate; and

a step for forming in advance a second diffusion layer (110, fig. 2) of the first conduction type having a higher concentration (P+) than said first diffusion layer (P-) and formed in said substrate at a position deeper than said first diffusion layer (col. 13, Ins. 15-65).

With respect to claim 5, Watanabe teaches the method of manufacturing an insulated gate field effect transistor, as set forth above in claim 4 above, wherein a diffusion layer (24, fig. 2) of an N type is formed in advance in a region between said

Art Unit: 2814

source region and said drain region formed in said substrate with a region of said substrate ("well separation portion C") left on a surface side of said substrate.

With respect to claim 7, Watanabe teaches a method of manufacturing an image pickup device (figs. 2, 16, and 17) in which a part or all of insulated gate field effect transistors form an output circuit in the image pickup device and are formed in a substrate, said method comprising:

a step for forming in advance a first diffusion layer (21, fig. 2) of a first conduction type (p-type) in said substrate where said insulated gate field effect transistors are formed, at a position deeper than a region where a source region and a drain region (25 and 26) of said insulated gate field effect transistors are formed; and

a step for forming in advance a second diffusion layer (110) of the first conduction type having a higher concentration (P+) than said first diffusion layer (P-) in said substrate at a position deeper than said first diffusion layer (col. 13, Ins. 15-65).

5. Claim 4 is rejected under 35 U.S.C. 102(b) as being anticipated by Miida (US 6,051,857)

With respect to claim 4, Miida teaches a method of manufacturing an insulated gate field effect transistor (figs. 3) having a gate electrode (19) on a substrate with a gate insulating film (18) interposed between said substrate and said gate electrode (col. 3, Ins. 55-58), and having a source region and a drain region (16 and 17a) formed in

Art Unit: 2814

said substrate on both sides of said gate electrode (col. 9, Ins. 8-20), said method comprising:

a step for forming in advance a first diffusion layer (15) of a first conduction type (p-type) in said substrate at a position deeper than a region where said source region and said drain region are formed in said substrate; and

a step for forming in advance a second diffusion layer (11) of the first conduction type having a higher concentration (P+) than said first diffusion layer and formed in said substrate at a position deeper than said first diffusion layer (fig. 3).

With respect to claim 5, Miida teaches the method of manufacturing an insulated gate field effect transistor, as set forth above in claim 4 above, wherein a diffusion layer (15a) of an N type is formed in advance in a region between said source region and said drain region formed in said substrate with a region (between 17a and 14) of said substrate left on a surface side of said substrate (col. 8, Ins. 51-53; col. 9, 29-34).

With respect to claim 7, Miida teaches a method of manufacturing an image pickup device (fig. 6) in which a part or all of insulated gate field effect transistors form an output circuit in the image pickup device and are formed in a substrate, said method comprising:

a step for forming in advance a first diffusion layer (15) of a first conduction type (p-type) in said substrate where said insulated gate field effect transistors (fig. 6) are formed, at a position deeper than a region where a source region and a drain region (16 and 17a) of said insulated gate field effect transistors are formed; and

Art Unit: 2814

a step for forming in advance a second diffusion layer (11) of the first conduction type having a higher concentration (P+) than said first diffusion layer in said substrate at a position deeper than said first diffusion layer (fig. 6).


Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Abul Kalam whose telephone number is 571-272-8346. The examiner can normally be reached on Monday - Friday, 9 AM - 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Abul Kalam


ANH D. MAI
PRIMARY EXAMINER